

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification <sup>6</sup>:</b> <b>H01L 29/732, 21/331, 23/66</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 99/01900</b> <b>(43) International Publication Date:</b> 14 January 1999 (14.01.99)
<b>(21) International Application Number:</b> PCT/SE98/00975 <b>(22) International Filing Date:</b> 25 May 1998 (25.05.98) <b>(30) Priority Data:</b> 9702598-5      4 July 1997 (04.07.97)      SE <b>(71) Applicant:</b> TELEFONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE). <b>(72) Inventors:</b> JOHANSSON, Ted; Sveavägen 66, S-182 62 Djursholm (SE). LEIGHTON, Larry, Clifford; 1330 Redwood Drive, Santa Cruz, CA 95060 (US). <b>(74) Agent:</b> ERICSSON COMPONENTS AB; Dept. for Intellectual Property Rights, S-164 81 Stockholm (SE).		<b>(81) Designated States:</b> AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).  Published <i>With international search report.</i>
<b>(54) Title:</b> BIPOLAR POWER TRANSISTOR AND MANUFACTURING METHOD		
<b>(57) Abstract</b>		
<p>The present invention relates to a vertical bipolar power transistor primarily intended for radio frequency applications and to a method for manufacturing said bipolar power transistor. The power transistor comprises a substrate (13), a collector layer (15) of a first conductivity type on the substrate, a base (19) of a second conductivity type electrically connected to the collector layer, an emitter (21) of said first conductivity type electrically connected to the base, said base and said emitter each being electrically connected to a metallic interconnecting layer (31, 33), said interconnecting layers (31, 33) being at least in parts separated from the collector layer (15) by an insulation oxide (17). According to the invention the power transistor substantially comprises a field shield (25) electrically connected to the emitter, and located between the metallic interconnecting layer of the base and the insulation oxide.</p>		

BEST AVAILABLE COPY

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## BIPOLAR POWER TRANSISTOR AND MANUFACTURING METHOD

## Technical field

The present invention relates to a vertical bipolar power transistor and to a method of manufacturing a bipolar power transistor, said power transistors being primarily  
5 intended for high frequency applications, especially radio frequency applications.

## State of the Art

Bipolar transistors for power amplification at high frequencies must, for a given  
10 supply voltage and operation frequency, fulfil a large number of detailed requirements concerning power amplification, ruggedness, breakdown voltage, noise, distortion, capacitance, input- and output impedance, etc. The operation frequencies for modern telecommunications electronics vary within the radio wave and microwave area. The requirements on the output power vary from a few watts to several hun-  
15 dred watts, where, in the latter case, several components connected in parallel in a casing may be used. Power transistors operate at high signal levels and high current densities. The computer tools currently available are not capable of simulating, in a detailed manner, the behaviour or performance in practical applications.

20 The semiconductor material most frequently used for power transistors, at least at frequencies below 3GHz, is silicon. Also, because of the higher mobility of electrons compared to holes, primarily power transistor of npn type are used. The transistor structure is normally vertical, with the collector contact at the back of the silicon substrate. A collector layer is epitaxially deposited on the substrate, and field  
25 oxide can then be formed on top of the collector layer outside the active areas. The base and the emitter are formed through diffusion or ion implantation from the top down in the active areas of the epitaxial layer. Metallic interconnecting layers are formed higher up in the structure.

By varying the degree of doping in the collector, the base and/or the emitter, it is possible to obtain different types of frequency and breakdown characteristics. Different horizontal geometries give transistors with different current capacities.

- 5 The field oxide in transistors normally serves two purposes: isolation of components and reduction of parasitic capacitances to the substrate. For a bipolar power transistor normally no isolation of the components is needed, as the collector is constituted by the substrate. The purpose of the field oxide then becomes to isolate the metal layers from the substrate so that the parasitic capacitances between them are mini-  
10 mized.

One of the most critical parameters for power transistors at very high frequencies is the signal amplification. The signal amplification may be expressed as (see for example R. Allison, *Silicon bipolar microwave power transistors*, IEEE Trans. Microwave Theory and Techniques, Vol. MTT-27, No. 5, s 415, 1979):  
15

$$G(f) \approx \frac{G_0}{\sqrt{1 + G_0^2 \left( \frac{f}{f_{max}} \right)^4}}$$

where  $G_0$  is the so called *beta value*, that is the zero frequency amplification,  $f$  is the frequency and  $f_{max}$  is the maximum oscillation frequency (for power amplification).  
20

When the beta value and the frequency are high, that is, when

$$G_0 \left( \frac{f}{f_{max}} \right)^4 \gg 1$$

25

the amplification  $G(f)$  may be written as

$$G_0 \approx \left( \frac{f}{f_{\max}} \right)^2 = \frac{f_T}{8\pi R_b C_{bc}} \frac{1}{f^2}$$

where  $f_T$  is the maximum border frequency (for current amplification),  $R_b$  is the base resistance and  $C_{bc}$  is the base collector capacitance.

5

The three key factors for obtaining a high power amplification thus are maximum border frequency, minimum base resistance and minimum base collector capacitance. See also, for example, H.F. Cooke, *Microwave transistors: theory and design*, Proc. IEEE, Vol. 59, p. 1163, 1971.

10

By using polysilicon in the emitter, a higher cut-off frequency may be obtained without the base resistance becoming too high compared to an emitter that has only been ion implanted.

15 The base resistance may be reduced by reducing the vertical dimensions of the power transistor.

The base-collector capacitance consists of both junction capacitance and metal-substrate capacitance. The junction capacitance is determined by the degree of doping on the least doped side, that is, the collector side, and cannot be adjusted much because of the relation between collector doping and base-collector breakdown voltage.

20

The metal-substrate capacitance can, in ways known in the art, be reduced, both by increasing the thickness of the field oxide as pointed out above and also by minimizing the metal area.

25

The maximum practical field oxide thickness is achieved at approximately 2.5-3  $\mu\text{m}$ , depending on the thermal budget, on junction leaks caused by mechanical stress and on limitations in the process integration. By using, for example, HIPOX (High Pressure Oxidation) a thicker oxide, approximately 3  $\mu\text{m}$  thick, may be obtained in a shorter time, said thicker oxide fulfilling the requirements on the thermal budget. To avoid large differences in height in the obtained surface topography and facilitate further processing, a transistor having a thick field oxide may be manufactured by etching back the epitaxial collector layer by approximately half of the desired field oxide thickness outside the base and emitter areas, and then thermally oxidizing said etched back surfaces to obtain a substantially plane surface topography. An elevated area is, however, formed in the border area between the field oxide and the silicon, and this elevated area must be etched.

#### Summary of the Invention

- The object of the present invention is to obtain a vertical bipolar power transistor with high performance, especially improved amplification, said power transistor comprising a substrate, an epitaxial collector layer on said substrate, a base and an emitter formed in the epitaxial layer.
- This is achieved by reducing the parasitic base metal-collector substrate capacitance, which is achieved according to the invention by introducing a field shield between an interconnecting layer connected to the base and the field oxide, said field shield being electrically connected to the emitter.
- The field shield is to be located in the passive area of the power transistor, that is, outside the component area.

The transistor can further preferably comprise a thick field oxide between the epitaxial collector layer and metallic interconnecting layers located above it.

It is feasible to manufacture the inventive bipolar power transistor by a deposition step, two masking steps, and two etching steps being added to a conventional process. The field shield is made by depositing an electrically conductive layer, followed  
5 by masking and etching. The electric connection to the emitter is achieved by the masking and etching of a contact hole in an isolating layer laying on the field shield, and subsequently filling said contact hole with a interconnecting layer connected to the emitter.

10 An advantage of the invention is that the amplifying characteristics of the power amplifier are significantly improved when an inventive field shield is introduced. The field shield reduces the base-collector capacitance at the expense of the base-emitter and the emitter-collector capacitance. The latter ones are less important as regards the amplifying characteristics of the power transistor.

15 The performance of the power amplifier is further improved when a thick field oxide is used in combination with the field shield.

#### **Brief Description of the Drawings**

20 The invention will be described in more detail in the following, with reference to the appended drawings, which are only shown to illustrate the invention and shall not in any way be taken to limit the scope of the invention.

25 Figure 1a shows a cross section of a detail of an inventive bipolar power transistor intended for high frequency applications.

Figure 1 b shows a principal mask layout for the metallic interconnecting layer of a power transistor and a field shield according to the invention.

### Detailed Description of Embodiment

- In Figure 1a reference numeral 11 denotes a detail of an inventive vertical bipolar power transistor intended for high frequency applications. The power transistor comprises a substrate 13 over which an epitaxial layer 15 is deposited. This layer 15, preferably n doped, constitutes the whole, or part of, the collector of the power transistor. The substrate 13 may be n doped and may also constitute part of the collector, collector contacts being created on the lower side of the substrate.
- Alternatively, the substrate may be p doped or may be of a semi-insulating material, creating a subcollector between the substrate 13 and the epitaxial layer 15 and collector contacts on the upper side of the epitaxial layer. Such a "buried layer" embodiment is not shown in the figures.
- In the epitaxial layer 15 a first p doped area 19, adjacent to the upper surface of the epitaxial layer, is formed, constituting the base of the power transistor. Also a second n doped area 21 adjacent to the upper surface of the epitaxial layer is formed in the first area 19. This second area 21 constitutes the emitter of the power transistor.
- The base 19 and the emitter 21, respectively, are electrically connected to a first and a second metallic interconnecting layer 31, 33, respectively. In the cross section shown in Figure 1a only the connection of the emitter to the interconnecting layer 33 is shown. The power transistor can laterally be of a so called interdigitated type, for example as disclosed in US 5,488,252, of a so called mesh type or of a so called overlay type. All the above mentioned types are mentioned, for example, in the above mentioned reference by H.F. Cooke.

The metallic interconnecting layers 31, 33 are at least in parts separated from the epitaxial layer 15 by an insulation oxide 17, the edge 17a of which can be said to



constitute a border between the active area of the transistor, that is, the area in which the active components are positioned, and the passive area of the transistor, that is the area in which the insulation oxide 17 is located and in which the main part of the interconnecting layer 27 of the base and the bonding pad of the base are found (not shown in Figure 1a). Of course there is also a passive area on the emitter side with part of the emitter's interconnecting metal and the bonding pad of the emitter (not shown in Figure 1a). The power transistor can also comprise an insulating layer 27 in parts over the insulation oxide 17.

10 According to the invention a field shield 25 is located between the first metallic interconnecting layer 31 and the insulation oxide 17. This field shield 25 should be electrically conductive, for example of n doped polysilicon or metal, and connected to the emitter 19 of the power transistor. This connection is achieved by etching at least one contact hole 29 in the insulating layer 27, said contact hole 29 being filled with the interconnecting metal 33 of the emitter.

In this way a base-collector capacitance is transformed to a base-emitter capacitance and an emitter-collector capacitance. These latter capacitances are less important as regards the effect on the amplifying properties of the power transistor.

20

The field shield according to the present invention in the lateral dimension is located in the above mentioned first passive area. In Figure 1a the field shield 25 is shown with the edge 25a facing the active area clearly located in the passive area, that is, in Figure 1a, to the left of the edge 17a of the insulation oxide.

25

In Figure 1b a principal mask layout for the metallic interconnecting layer 31, 33 of the power transistor is shown, in which the lateral extension of the field shield according to the invention is indicated 25. Here also the first passive area 41 is shown, comprising, among other things, the bonding pad 45 of the base and the area 43 with

active components, respectively, such as emitter areas 21 and p+ doped base contact areas 47, parts of which are shown in Figure 1b. These areas 21, 47 are overlapped by the metallic interconnecting layers 31, 33.

- 5 The detail 11 shown in Figure 1a is a cross section along one of the metallic emitter arms 33 shown in Figure 1b.

Further, the edge 17a of the insulating oxide is indicated, as are three contact holes 29, which are etched in the insulating layer 27 and filled with metal from three metallic emitter arms, which in turn constitute part of the metallic interconnecting layer 33 of the emitter. The number of contact holes is preferably as high as the number of emitter areas 21 and the number of metallic emitter arms. A relatively large portion of the metallic interconnecting layer 31 of the base is also shown in Figure 1b. Thus it is understood that large parts of the base metal - collector substrate capacitance is eliminated by the emitter connected field shield 25 according to the innovation.

Further actions that may be taken to decrease this capacitance according to the invention are using a thick insulating oxide 17, preferably having a thickness of at least approximately 2-3  $\mu\text{m}$ . In this way the performance of the power transistor is further increased.

It is feasible to manufacture an inventive bipolar power transistor by adding one deposition step, two masking steps, and two etching steps to a conventional process.

25

On the doped, epitaxially deposited collector layer 15, traditionally a thin layer of an oxide is deposited, followed by a thin layer of a nitride (not shown in Figures 1a or 1b). Through these thin layers ion implantation of the base 19 takes place, and subsequently, according to the invention, a silicon layer, preferably having a thickness

of approximately 200-500 nm, is deposited. This silicon layer is relatively heavily doped, and then masked and etched back to obtain the inventive field shield 25. The doping may be performed either integrated in the conventional process simultaneously as the back of the structure is being doped or in a separate ion implantation.

5 Alternatively the field shield 25 is manufactured in metal, in which case no doping is necessary. Masking and etching must take place in such a way as to place the field shield in the passive area of the power transistor, as shown in Figures 1a and 1b.

10 A insulating layer, especially a TEOS layer, is then deposited, which is to be masked and etched to obtain the insulating layer 27 shown in Figure 1a. This must, however, be done in two separate steps, since the etching of the inventive contact holes 29 is to stop at the silicon, while the conventional etching of emitter openings and base contact openings is to stop at the nitride. Preferably, the insulating layer is

15 masked and etched first to obtain the contact holes 29 and then the masking and etching are performed to obtain the emitter openings and the base contact openings. The manufacturing process then continues in a conventional way.

A vertical bipolar power transistor according to the present invention is primarily

20 intended for radio frequency applications, especially for use in an amplifier stage in a radio base station, but can also be used for, for example, cable TV and satellite telephony.

The amplification characteristics of the power transistor can be significantly im-

25 proved by the introduction of an inventive field shield, which reduces the base-collector capacitance at the expense of the base-emitter and the emitter-collector capacitance.

The invention is, of course, not limited to the embodiments described above, and shown in the drawings, but may be modified within the scope of the appended claims. In particular, the invention is not limited by material, geometry or dimensions. The invention may, for example, be implemented in silicon as well as composite semiconductors, for example III-V semiconductors such as gallium arsenide. Also, the bipolar power transistor may of course be of pnp type.

## Claims

1. A vertical bipolar power transistor, comprising a substrate, a collector layer of a first conductivity type on the substrate, a base of a second conductivity type electrically connected to the collector layer, an emitter of said first conductivity type electrically connected to the base, said base and said emitter each being electrically connected to a metallic interconnecting layer and said metallic interconnecting layers at least in parts being separated from the collector layer by an insulation oxide, characterized by a field shield (25) located between the metallic interconnecting layer (31) electrically connected to the base (19) and the insulation oxide (17) and electrically connected to the emitter (21).
2. A vertical bipolar power transistor according to claim 1, characterized in that the field shield (25) is located in the passive area (41) of the power transistor, especially in the area above which the interconnecting layer (31) electrically connected to the base (19) and a bonding pad electrically connected to the base, are located.
3. A vertical bipolar power transistor according to claim 1 or 2, characterized in that it is made primarily from silicon.
4. A vertical bipolar power transistor according to claim 1 or 2, characterized in that it is made primarily from a composite semiconductor material, preferably from gallium arsenide.
5. A vertical bipolar power transistor according to any one of the claims 1-4, characterized in that the field shield (25) is doped to said first conductivity type.
6. A vertical bipolar power transistor according to any one of the claims 1-4, characterized in that the field shield (25) is made of metal.

7. A vertical bipolar power transistor according to any one of the claims 1-6, characterized in that it is of a so called interdigitated type.

5 8. A method for the manufacturing of a vertical bipolar power transistor, in which a collector layer is deposited on a substrate and doped to a first conductivity type, a base of a second conductivity type is arranged in electric connection to the collector layer, an emitter of said first conductivity type is arranged in electric connection to the base, metallic interconnecting layers are arranged in electric connection to the  
10 base and the emitter, respectively, and an insulation oxide is arranged which at least in parts separates the metallic interconnecting layers from the collector layer, characterized by the steps of  
arranging a field shield (25) between the metallic interconnecting layer (31) electrically connected to the base (19) and the insulation oxide (17) and  
15 electrically connecting said field shield (25) to the emitter (21).

9. A method according to claim 8, characterized by the step of arranging the field shield (25) by deposition of an electrically conductive layer, said layer being masked and etched.

20 10. A method according to claim 8 or 9, characterized by  
arranging the field shield (25) in the passive area (41) of the power transistor, especially in the area above which the interconnecting layer (31) electrically connected to the base (19) is arranged.

25 11. A method according to any one of the claims 8-10, characterized in that the field shield (25) is made from silicon.

12. A method according to any one of the claims 8-11, characterized by

electrically connecting the field shield (25) to the emitter by arranging an insulating layer (27) over the field shield (25), creating contact holes (29) to the field shield (25) by masking and etching back said insulating layer (27) and filling said contact holes (29) with the metallic interconnecting layer (33) electrically connected to the  
5 emitter (21).

1/2




Fig. 1a



2/2




Fig. 1b

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/SE 98/00975

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>		
IPC6: H01L 29/732, H01L 21/331, H01L 23/66 According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols)		
IPC6: H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
SE,DK,FI,NO classes as above		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
WPI, EDOC		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5606195 A (WILLIAM W. HOOPER ET AL), 25 February 1997 (25.02.97), column 7, line 15 - column 8, line 35, figures 3,4, abstract --	1-12
A	Patent Abstracts of Japan, Vol 14, No 414, E-975 abstract of JP 2-159727 A (NISSAN MOTOR CO. LTD.), 19 June 1990 (19.06.90) --	1-12
A	IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, Volume 27, No 5, May 1979, RICHARD ALLISON, "Silicon Bipolar Microwave Power Transistors", page 415 - page 422, cited in the application --	1-12
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
26 October 1998		29 -10- 1998
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86		Authorized officer  Patrik Rydman Telephone No. +46 8 782 25 00

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 98/00975

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PROCEEDINGS OF THE IEEE, Volume 59, No 8, August 1971, HARRY F. COOKE, "Microwave Transistors: Theory and Design", page 1163 - page 1181, cited in the application --	1-12
A	US 5488252 A (TED JOHANSSON ET AL), 30 January 1996 (30.01.96), abstract, cited in the application --	1-12
A	US 5629554 A (HENRICUS G.R. MAAS ET AL), 13 May 1997 (13.05.97), figure 8, abstract --	1-12
A	US 5204735 A (TOMOHIKO YAMAMOTO ET AL), 20 April 1993 (20.04.93), figures 2,6, abstract -- -----	1-12

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/SE 98/00975

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5606195 A	25/02/97	EP 0782198 A IL 119901 D JP 9283531 A	02/07/97 00/00/00 31/10/97
US 5488252 A	30/01/96	AU 3268995 A CA 2174219 A CN 1136366 A EP 0723704 A FI 961655 A JP 9506474 T WO 9606458 A	14/03/96 29/02/96 20/11/96 31/07/96 15/04/96 24/06/97 29/02/96
US 5629554 A	13/05/97	EP 0619612 A JP 7007012 A	12/10/94 10/01/95
US 5204735 A	20/04/93	JP 1270268 A JP 2621918 B	27/10/89 18/06/97

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**